Part Number Hot Search : 
SK240 Z53C80 6250GV3 OJ400 SD1602H BRF2A16E K10A60D N455000S
Product Description
Full Text Search
 

To Download MB89PV890CF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ds07-12524-4e fujitsu semiconductor data sheet 8-bit proprietary microcontrollers cmos f 2 mc-8l mb89890 series mb89898/899/p899/pv890 n n n n outline the mb89890 series is a line of single-chip microcontrollers containing a great variety of peripheral functions such as dual clock control systems, 4-stage operating speed controller, dtmf signal generator, timer, pwm timer, serial interface, modem, a/d converter and external interrupt, as well as compact instruction set. n n n n features ?f 2 mc-8l family cpu core ? dual clock control system ? maximum memory size: 64 kbytes ? minimum execution time: 0.5 m s at 8 mhz ? interrupt processing time: 4.5 m s at 8 mhz ? i/o ports: max 85 ports ? 21-bit time-base counter ? 8-bit pwm timer ? dtmf generator ? 8/16-bit timer ? 8-bit serial i/o ? serial i/o with 1-byte buffer (continued) n n n n packages 100-pin plastic qfp (fpt-100p-m06) 100-pin ceramic mqfp (mqp-100c-p01)
mb89890 series 2 (continued) ? a/d converter ? modem timer (pulse-width counter) ? modem signal output ? external interrupt: 16 channels ? power-on reset function ? low-power consumption modes (subclock mode, watch mode, sleep mode, stop mode) ?cmos technology n n n n product lineup (continued) mb89899 mb89p899 mb89pv890 classification mass-produced products (mask rom products) one-time product otprom product piggyback/ evaluation product (for development) rom size 48 k 8 bits (internal mask rom) 60 k 8 bits (internal mask rom) 60 k 8 bits (internal otprom) 60 k 8 bits (external rom) ram size 1.5 k 8 bits 2.0 k 8 bits instruction bit length 8 bits instruction length 1 to 3 bytes data bit length 1, 8, 16 bits the number of instructions 136 clock generator internal minimum execution time 0.5 m s at 8 mhz to 8 m s at 8 mhz, 61 m s at 32.768 khz interrupt processing time 4.5 m s at 8 mhz to 72 m s at 8 mhz, 549.3 m s at 32.768 khz ports ( ) indicate shared function ports. general-purpose output ports (n-ch open-drain): 21 (8) general-purpose output ports (cmos): 8 (0) general-purpose i/o ports (n-ch open-drain): 8 (6) general-purpose i/o ports (cmos): 48 (29) total: 85 (43) pwm timer 8 bits 1 channel timer/counter 8 bits 2 channels or 16 bits 1 channel serial i/o 8-bit serial i/o (with 1-byte buffer) 1 a/d converter 8 bits 8 channels dtmf generator ccitt all-tone output capable (1 to 0 (10) , *, #, a to d) single-tone output capable soft modem receiving timer 5-bit noise reduction circuit + pulse-width measurement timer mb89898 part number item
mb89890 series 3 (continued) *: varies with conditions such as operating frequencies. n n n n package and corresponding models : available : not available note: for more information about each package, see n package dimensions. n n n n differences among models 1. memory size before evaluating using the piggyback model, verify its difference from the model that will actually be used. 2. current consumption ? in the case of the mb89pv890, added is the current consumed by the eprom which is connected to the top socket. ? when operated at low speed the product with an otprom (eprom) will consume more current than the product with a mask rom. however, the same is current consumption in sleep/stop mode. 3. mask options functions that can be selected as options and how to designate these options vary with product. before using options, check n mask options. take particular care on the following points: ? options are fixed on the mb89pv890. ? pull-up resistor options on the mb89p899 are in 2-bit units for p00 to p07, p10 to p17, p60 to p67, p90 to p97, and pa0 to pa7. options are in 1-bit units for p40 to p44, p70 to p77, p80 to p87. mb89899 mb89p899 mb89pv890 soft modem transmitting circuit approximately 1208 bps, approximately 2415 bps modem output external interrupt 16 time-base timer 21 bits watch prescaler 15 bits standby mode watch mode, subclock mode, sleep mode, stop mode process cmos operating voltage* 2.2 v to 6.0 v 2.7 v to 6.0 v eprom for use mbm27c512-20tv package mb89898 mb89899 mb89p899 mb89pv890 fpt-100p-m06 mqp-100c-p01 mb89898 part number item
mb89890 series 4 n n n n pin assignments (continued) (fpt-100p-m06) (top view) 1 v cc 80 2 x1a 79 3 x0a 78 4 mod0 77 5 mod1 76 6 x0 75 7 x1 74 8 v ss 73 9 rst 72 10 p00 71 11 p01 70 12 p02 69 13 p03 68 14 p04 67 15 p05 66 16 p06 65 17 p07 64 18 p10 63 19 p11 62 20 p12 61 21 p13 60 22 p14 59 23 p15 58 24 p16 57 25 p17 56 26 p20 55 27 p21 54 28 p22 53 29 p23 52 30 p24 51 p97/int27 p96/int26 p95/int25 p94/int24 p93/int23 p92/int22 p91/int21 p90/int20 p87 p86 p85 p84 p83 p82 p81 p80 p77 p76 p75/bso2 p74/bsi2 p73/bsk2 v ss p72/so2 p71/si2 p70/sk2 p67/bso1 p66/bsi1 p65/bsk1 p64 p63/msko 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 pa7/int3 pa6/int2 pa5/int1 pa4/int0 pa3/intb dtmf avr (av cc ) v cc p57/an07 p56/an06 p55/an05 p54/an04 p53/an03 p52/an02 p51/an01 p50/an00 (av ss ) v ss pa2/inta pa1/int29 pa0/int28 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 p25 p26 p27 p40 p41 p42 p43 p44 p30/pwm p31/buzr p32/mski p33 p34 p35/sk1 p36/si1 p37/so1 p60/tmo1 p61/tmo2 p62/tclk v cc
mb89890 series 5 (continued) (top view) (mqp-100c-p01) 01 n.c. a0 a1 a2 a3 a4 o7 o8 ce a10 n.c. a11 o4 o5 o6 a7 a12 a15 n.c. v cc a14 a13 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 a9 a8 a5 a6 v cc x1a x0a mod0 mod1 x0 x1 v ss rst p00 p01 p02 p03 p04 p05 p06 p07 p10 p11 p12 p13 p14 p15 p16 p17 p20 p21 p22 p23 p24 p97/int27 p96/int26 p95/int25 p94/int24 p93/int23 p92/int22 p91/int21 p90/int20 p87 p86 p85 p84 p83 p82 p81 p80 p77 p76 p75/bso2 p74/bsi2 p73/bsk2 v ss p72/so2 p71/si2 p70/sk2 p67/bso1 p66/bsi1 p65/bsk1 p64 p63/msko 101 132 o2 o3 v ss n.c. oe 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 pa7/int3 pa6/int2 pa5/int1 pa4/int0 pa3/intb dtmf avr (av cc ) v cc p57/an07 p56/an06 p55/an05 p54/an04 p53/an03 p52/an02 p51/an01 p50/an00 (av ss ) v ss pa2/inta pa1/int29 pa0/int28 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 p25 p26 p27 p40 p41 p42 p43 p44 p30/pwm p31/buzr p32/mski p33 p34 p35/sk1 p36/si1 p37/so1 p60/tmo1 p61/tmo2 p62/tclk v cc ? pin assignment on package top (mb89pv890 only) n.c.: internally connected. do not use. pin no. pin name pin no. pin name pin no. pin name pin no. pin name 101 n.c. 109 a2 117 n.c. 125 oe 102 a15 110 a1 118 o4 126 n.c. 103 a12 111 a0 119 o5 127 a11 104 a7 112 n.c. 120 o6 128 a9 105 a6 113 o1 121 o7 129 a8 106 a5 114 o2 122 o8 130 a13 107 a4 115 o3 123 ce 131 a14 108 a3 116 v ss 124 a10 132 v cc
mb89890 series 6 n n n n pin description (continued) *1: fpt-100p-m06 *2: mqp-100c-p01 pin no. pin name circuit type function qfp *1, mqp *2 6x0 a crystal oscillator pins (8 mhz) 7x1 3x0a b crystal oscillator pins (32.768 khz) 2x1a 4mod0 c operation mode select pins connect to v ss (gnd) when using. 5mod1 9rst d reset input pin 10 to 17 p00 to p07 e general-purpose i/o ports 18 to 25 p10 to p17 e general-purpose i/o ports 26 to 33 p20 to p27 g general-purpose i/o ports 39 p30/pwm f general-purpose i/o port also serves as an 8-bit pwm. 40 p31/buzr f general-purpose i/o port also serves as a buzzer output. 41 p32/mski f general-purpose i/o port also serves as a modem timer. 42, 43 p33, p34 f general-purpose i/o ports 44, 45, 46 p35/sk1, p36/si1, p37/so1 f general-purpose i/o ports also serve as an 8-bit serial i/o output 1. 34 to 38 p40 to p44 j general-purpose i/o ports 85 to 92 p50/an00 to p57/an07 h general-purpose output ports also serve as an analog input. 47, 48, 49 p60/tmo1, p61/tmo2, p62/tclk f general-purpose i/o ports also serve as an 8/16-bit timer. 51 p63/msko f general-purpose i/o port also serves as a modem output. 52 p64 f general-purpose i/o port 53, 54, 55 p65/bsk1, p66/bsi1, p67/bso1 f general-purpose i/o ports also serve as a serial i/o output 1 with 1-byte buffer. 56, 57, 58 p70/sk2, p71/si2, p72/so2 i general-purpose i/o ports also serve as an 8-bit serial i/o output 2.
mb89890 series 7 (continued) *1: fpt-100p-m06 *2: mqp-100c-p01 pin no. pin name circuit type function qfp *1, mqp *2 60, 61, 62 p73/bsk2, p74/bsi2, p75/bso2 i general-purpose i/o ports also serve as a serial i/o output 2 with 1-byte buffer. 63, 64 p76, p77 i general-purpose i/o ports 65 to 72 p80 to p87 j general-purpose output ports 73 to 80 p90/int20 to p97/int27 f general-purpose i/o ports external interrupt input is hysteresis input. 81, 82, 83 pa0/int28 , pa1/int29 , pa2/inta f general-purpose i/o ports external interrupt input is hysteresis input. 96, 97 to 100 pa3/intb , pa4/int0 to pa7/int3 f general-purpose i/o ports external interrupt input is hysteresis input. 95 dtmf k dtmf signal output pin 1, 50 v cc C power supply pin 8, 59 v ss C power supply (gnd) pin 93 v cc (av cc ) C power supply pin 84 v ss (av ss ) C power supply gnd pin 94 avr C a/d converter reference input pin
mb89890 series 8 n n n n i/o circuit type (continued) type circuit remarks a main clock ? oscillator feedback resistor: approximately 1 m w at 5 v b subclock ? oscillator feedback resistor: approximately 4.5 m w at 5 v c d ? output pull-up resistor (p-ch) at approximately 50 k w /5 v ? hysteresis input e ? cmos output ? cmos input ? pull-up resistor optional p-ch n-ch x0 x1 main clock control signal n-ch p-ch p-ch n-ch x0a x1a subclock control signal n-ch p-ch r p-ch n-ch p-ch n-ch r p-ch
mb89890 series 9 (continued) type circuit remarks f ? cmos output ? hysteresis input ? pull-up resistor optional g ? cmos output h ? n-ch open-drain output ? analog input i ? n-ch open-drain output ? hysteresis input ? pull-up resistor optional p-ch n-ch r p-ch p-ch n-ch p-ch n-ch analog input n-ch r p-ch
mb89890 series 10 (continued) type circuit remarks j ? n-ch open-drain output ? pull-up resistor optional k ? dtmf analog output n-ch r p-ch opamp
mb89890 series 11 n n n n handling devices 1. preventing latchup latchup may occur on cmos ics if voltage higher than v cc or lower than v ss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on 1. absolute maximum ratings in n electrical characteristics is applied between v cc and v ss . when latchup occurs, power supply current increases rapidly and might thermally damage elements. when using, take great care not to exceed the absolute maximum ratings. also take care to prevent the analog power supply (av cc and avr) and analog input from exceeding the digital power supply (v cc ) when the analog system power supply is turned on and off. 2. treatment of unused input pins leaving unused input pins open could cause malfunctions. they should be connected to pull-up or pull-down resistor. 3. treatment of power supply pins on microcontrollers with a/d and d/a converters connect to be av cc = davc = v cc and av ss = avr = v ss even if the a/d and d/a converters are not in use. 4. treatment of n.c. pins be sure to leave (internally connected) n.c. pins open. 5. power supply voltage fluctuations although operation is assured within the rated range of v cc power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. stabilizing voltage supplied to the ic is therefore important. as stabilization guidelines, it is recommended to control power so that v cc ripple fluctu- ations (p-p value) will be less than 10% of the standard v cc value at the commercial frequency (50 to 60 hz) and the transient fluctuation rate will be less than 0.1 v/ms at the time of a momentary fluctuation such as when power is switched. 6. precautions when using an external clock when an external clock is used, oscillation stabilization time is required for even power-on reset (optional) and release from stop mode.
mb89890 series 12 n n n n programming to the eprom on the mb89p899 the mb89p899 is a one-time prom version of the mb89890 series. 1. features ? 60-kbyte prom on chip ? option can be set using the eprom programmer. ? equivalency to the mbm27c1001, in eprom mode (when programmed with the eprom programmer), supports 4-byte programming mode. 2. memory space memory space in each mode such as 60-kbyte prom, option area is diagrammed below. 3. programming to the eprom in eprom mode the mb89p899 functions equivalent to the mbm27c1001. this allows the eprom to be programmed with a general-purpose eprom programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter. when the operating rom area for a single chip is 60 kbytes (01000 h to 0ffff h ) the eprom can be programmed as follows: ? programming procedure (1) set the eprom programmer to mbm27c1001. (2) load program data into the eprom programmer at 01000 h to 0ffff h . load option data into addresses 00fe4 h to 00ffc h . (for information about each corresponding options, see 7. setting otprom options.) (3) program to 00fe4 h to 00ffc h , and 01000 h to 0ffff h with the eprom programmer. prom 60 kb 0ffff h 00000 h 00fe4 h 00080 h 00880 h option area eprom mode (corresponding addresses on the eprom programmer) i/o 00ffc h not available 1ffff h 00000 h 00fe4 h prom 60 kb option area 01000 h not available not available 00ffc h 01000 h 0ffff h address single chip ram 2 kb
mb89890 series 13 4. recommended screening conditions high-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked otprom microcomputer program. 5. programming yield due to its nature, bit programming test cant be conducted as fujitsu delivery test. for this reason, a programming yield of 100% cannot be assured at all times. 6. eprom programmer socket adapter inquiry: sun hayato co., ltd.:tel (81)-3-3986-0403 fax (81)-3-5396-9106 part number package compatible socket adapter sun hayato co., ltd. mb89p899 qfp-100 rom-100qf-32dp-8la program, verify aging +150 ? c, 48 h data verification assembly
mb89890 series 14 7. setting otprom options the programming procedure is the same as that for the program data. options can be set by programming values at the addresses shown on the memory map. the relationship between bits and options is shown on the following bit map. ? prom option bitmap notes : note that option area address values are equivalent to every fourth address to accommodate 4-byte programming mode. each bit is set to 1 as the initialized value, therefore the pull-up option is not selected. address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 00fe4 h vacancy readable and writ- able vacancy readable and writ- able vacancy readable and writ- able single/ double clock 1:2 clock systems 0:1 clock system reset output 1: yes 0: no power-on reset 1: yes 0: no oscillation stabilization time 11 2 18 /f ch 10 2 16 /f ch 01 2 12 /f ch 00 2 3 /f ch 00fe8 h p17, p16 pull-up 1: no 1: yes p15, p14 pull-up 1: no 1: yes p13, p12 pull-up 1: no 0: yes p11, p10 pull-up 1: no 0: yes p07, p06 pull-up 1: no 0: yes p05, p04 pull-up 1: no 0: yes p03, p02 pull-up 1: no 0: yes p01, p00 pull-up 1: no 0: yes 00fec h p67, p66 pull-up 1: no 0: yes p65, p64 pull-up 1: no 0: yes p63, p62 pull-up 1: no 0: yes p61, p60 pull-up 1: no 0: yes p37, p36 pull-up 1: no 0: yes p35, p34 pull-up 1: no 0: yes p33, p32 pull-up 1: no 0: yes p31, p30 pull-up 1: no 0: yes 00ff0 h pa7, pa6 pull-up 1: no 0: yes pa5, pa4 pull-up 1: no 0: yes pa3, pa2 pull-up 1: no 0: yes pa1, pa0 pull-up 1: no 0: yes p97, p96 pull-up 1: no 0: yes p95, p94 pull-up 1: no 0: yes p93, p92 pull-up 1: no 0: yes p91, p90 pull-up 1: no 0: yes 00ff4 h vacancy readable and writ- able vacancy readable and writ- able vacancy readable and writ- able p44 pull-up 1: no 0: yes p43 pull-up 1: no 0: yes p42 pull-up 1: no 0: yes p41 pull-up 1: no 0: yes p40 pull-up 1: no 0: yes 00ff8 h p77 pull-up 1: no 0: yes p76 pull-up 1: no 0: yes p75 pull-up 1: no 0: yes p74 pull-up 1: no 0: yes p73 pull-up 1: no 0: yes p72 pull-up 1: no 0: yes p71 pull-up 1: no 0: yes p70 pull-up 1: no 0: yes 00ffc h p87 pull-up 1: no 0: yes p86 pull-up 1: no 0: yes p85 pull-up 1: no 0: yes p84 pull-up 1: no 0: yes p83 pull-up 1: no 0: yes p82 pull-up 1: no 0: yes p81 pull-up 1: no 0: yes p80 pull-up 1: no 0: yes
mb89890 series 15 n n n n programming to the eprom with piggyback/evaluation device 1. eprom for use mbm27c512-20tv 2. programming socket adapter to program to the prom using an eprom programmer, use the socket adapter (manufacturer: sun hayato co., ltd.) listed below. inquiry: sun hayato co., ltd.:tel (81)-3-3986-0403 fax (81)-3-5396-9106 3. memory space 4. programming procedure (1) set the eprom programmer to mbm27c512-20tv. (2) load program data into the eprom programmer at 1000 h to ffff h . (3) program to 1000 h to ffff h with the eprom programmer. package adapter socket part number lcc-32 (rectangle) rom-32lc-28dp-yg external rom 60 kb ffff h 0000 h 0880 h 0080 h 0200 h mb89pv890 i/o ram 2 kb 1000 h register 0100 h ffff h mbm27c512-20tv 1000 h eprom 60 kb
mb89890 series 16 n n n n block diagram timebase timer cmos i/o port 0 reset circuit (watchdog) oscillator (max 8 mhz) clock control oscillator (32.768 khz) rst 8 8 x0a x1a x0 x1 p00 to p07 cmos i/o port 1 p10 to p17 cmos output port 2 p20 to p27 ram 1.5 kbytes or 2.0 kbytes f 2 mc-8l cpu rom 48 kbytes or 60 kbytes dtmf generator dtmf v cc 2,v ss 2 mod0, mod1 av cc , avr, av ss the other pins 8-bit pwm timer buzzer output modem timer 8-bit serial i/o cmos i/o port 3 n-ch open-drain output port 4 8-bit a/d converter 8/16-bit timer modem output 8-bit serial i/o with 1-byte buffer external interrupt 2 external interrupt 1 p30/pwm p31/buzr p32/mski p33 p34 p35/sk1 p36/si1 p37/so1 p50/an00 to p57/an07 p40 to p44 p60/tmo1 p61/tmo2 p62/tclk p63/msko p64 p65/bsk1 p66/bsi1 p67/bso1 p70/sk2 p71/si2 p72/so2 p73/bsk2 p74/bsi2 p75/bso2 p76 p77 p80 to p87 p90/int20 to p97/int27 pa0/int28 to pa3/intb pa4/int0 to pa7/int3 8 12 4 internal bus internal bus n-ch open-drain output port 5 cmos i/o port 6 n-ch open-drain i/o port 7 n-ch open-drain output port 8 cmos i/o pots 9, a 8 8 8 8 4 4 5
mb89890 series 17 n n n n cpu core 1. memory space the microcontrollers of the mb89890 series offer 64 kbytes of memory for storing all of i/o, data, and program areas. the i/o area is allocated from the lowest address. the data area is allocated immediately above the i/ o area. the data area can be divided into register, stack, and direct areas, according to the application. the program area is allocated from exactly the opposite end, that is, near the highest address. the tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. the memory space of the mb89890 series is structured as illustrated below: 0880 h i/o register ram 1.5 kb rom 48 kb mb89898 i/o register ram 2.0 kb rom 60 kb mb89899 i/o register ram 2.0 kb rom 60 kb mb89p899 i/o register ram 2.0 kb external rom 60 kb mb89pv890 ffff h 0680 h 0200 h 4000 h 0100 h 0000 h 007f h 0080 h 00ff h 01ff h 067f h 3fff h 0200 h 0100 h 0000 h 007f h 0080 h 00ff h 01ff h 0200 h 0100 h 0000 h 007f h 0080 h 00ff h 01ff h 0200 h 0100 h 0000 h 007f h 0080 h 00ff h 01ff h 0880 h 087f h 1000 h 0fff h ffff h 087f h 1000 h 0fff h ffff h 0880 h 087f h 1000 h 0fff h ffff h ? memory space
mb89890 series 18 2. registers the f 2 mc-8l family has two types of registers; dedicated hardware registers in the cpu and general-purpose memory registers. the following dedicated registers are provided: program counter (pc): a 16-bit-long register for indicating the instruction storage positions accumulator (a): a 16-bit-long temporary register for arithmetic operations, etc. when the instruction is an 8-bit data processing instruction, the lower byte is used. temporary accumulator (t): a 16-bit-long register which is used for arithmetic operations with the accumulator when the instruction is an 8-bit data processing instruction, the lower byte is used. index register (ix): a 16-bit-long register for index modification extra pointer (ep) : a 16-bit-long pointer for indicating a memory address stack pointer (sp) : a 16-bit-long pointer for indicating a stack area program status (ps) : a 16-bit-long register for storing a register pointer, a condition code the ps can further be divided into higher 8 bits for use as a register bank pointer (rp) and the lower 8 bits for use as a condition code register (ccr) (see the diagram below). pc a t ix ep sp ps 16 bits : program counter : accumulator : temporary accumulator : index register : extra pointer : stack pointer : program status fffd h indeterminate indeterminate indeterminate indeterminate indeterminate i-flag = 0, il1, 0 = 11 the other bit values are indeterminate. initial value h i il1, 0 n z vc 54 rp ps 109876 3210 15 14 13 12 11 rp ccr vacancy vacancy vacancy ? structure of the program status register
mb89890 series 19 the rp indicates the address of the register bank currently in use. the relationship between the pointer contents and the actual address is based on the conversion rule illustrated below. the ccr consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of cpu operations at the time of an interrupt. h-flag:set to 1 when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. cleared to 0 otherwise. this flag is for decimal adjustment instructions. i-flag:interrupt is enabled when this flag is set to 1. interrupt is disabled when the flag is cleared to 0. cleared to 0 at the reset. il1, 0:indicates the level of the interrupt currently allowed. processes an interrupt only if its request level is higher than the value indicated by this bit. n-flag:set to 1 if the highest bit becomes 1 as the result of an arithmetic operation. cleared to 0 otherwise. z-flag:set to 1 when an arithmetic operation results in 0. cleared to 0 otherwise. v-flag:set to 1 if the complement on 2 overflows as a result of an arithmetic operation. cleared to 0 if the overflow does not occur. c-flag:set to 1 when a carry or borrow from bit 7 occurs as a result of an arithmetic operation. cleared to 0 otherwise. set to the shift-out value in the case of a shift instruction. il1 il0 interrupt level high-low 00 0 high low 01 1 10 2 11 3 ? a15 ? a14 ? a13 ? a12 ? a11 ? a10 ? a9 ? a8 r4 a7 r3 a6 r2 a5 r1 a4 r0 a3 b2 a2 b1 a1 b0 a0 lower op codes rp generated addresses ? rule for conversion of actual addresses of the general-purpose register area
mb89890 series 20 the following general-purpose registers are provided: general-purpose registers: an 8-bit-long register for storing data the general-purpose registers are of 8 bits and located in the register banks of the memory. one bank contains eight registers and up to a total of 32 banks can be used. the bank currently in use is indicated by the register bank pointer (rp). this address = 0100 h + 2 (rp) memor y area 32 banks r 0 r 1 r 2 r 3 r 4 r 5 r 6 r 7 ? register bank configuration
mb89890 series 21 n n n n i/o map (continued) address write/read register name register description 00 h (r/w) pdr0 port 0 data register 01 h (w) ddr0 port 0 data direction register 02 h (r/w) pdr1 port 1 data register 03 h (w) ddr1 port 1 data direction register 04 h (r/w) pdr2 port 2 data register 05 h vacancy 06 h vacancy 07 h (r/w) scc system clock control register 08 h (r/w) smc standby control register 09 h (r/w) wdtc watchdog control register 0a h (r/w) tbtc time-base timer control register 0b h (r/w) wpcr watch prescaler control register 0c h (r/w) pdr3 port 3 data register 0d h (r/w) ddr3 port 3 data direction register 0e h (r/w) pdr4 port 4 data register 0f h (r/w) bzcr buzzer register 10 h (r/w) pdr5 port 5 data register 11 h vacancy 12 h (r/w) pdr6 port 6 data register 13 h (r/w) ddr6 port 6 direction register 14 h (r/w) pdr7 port 7 data register 15 h vacancy 16 h (r/w) pdr8 port 8 data register 17 h vacancy 18 h (r/w) pdr9 port 9 data register 19 h (r/w) ddr9 port 9 data direction register 1a h (r/w) pdra port a data register 1b h (r/w) ddra port a data direction register 1c h (r/w) smr serial mode register 1d h (r/w) sdr serial data register 1e h (r/w) cntr pwm control register 1f h (w) comr pwm compare register
mb89890 series 22 (continued) address write/read register name register description 20 h (r/w) dtmc dtmf control register 21 h (r/w) dtmd dtmf data register 22 h (r/w) sbmr serial mode register with1-byte buffer 23 h (r/w) sbfr serial flag register with1-byte buffer 24 h (w) sbufw serial write register with1-byte buffer (r) sbufr serial read register with1-byte buffer 25 h (r) sbdr serial data register with1-byte buffer 26 h (r/w) t2cr timer 2 control register 27 h (r/w) t1cr timer 1 control register 28 h (r/w) t2dr timer 2 data register 29 h (r/w) t1dr timer 1 data register 2a h (r/w) modc modem output control register 2b h (r/w) moda modem output data register 2c h vacancy 2d h (r/w) adc1 a/d converter control register 1 2e h (r/w) adc2 a/d converter control register 2 2f h (r/w) adcd a/d converter data register 30 h (r/w) eie1 external interrupt 1 enable register 31 h (r/w) eif1 external interrupt 1 flag register 32 h (r/w) eie2 external interrupt 2 enable register 33 h (r/w) eif2 external interrupt 2 flag register 34 h (r/w) mdc1 modem timer control 1 register 35 h (r/w) mdc2 modem timer control 2 register 36 h (r/w) mldh modem timer h level data register 37 h (r/w) mldl modem timer l level data register 38 h vacancy 39 h vacancy 3a h vacancy 3b h vacancy 3c h vacancy 3d h (r/w) ssel serial i/o port switching register 3e h vacancy 3f h vacancy
mb89890 series 23 (continued) note: do not use vacancies. address write/read register name register description 40 h to 7b h vacancy 7c h (w) ilr1 interrupt level register 1 7d h (w) ilr2 interrupt level register 2 7e h (w) ilr3 interrupt level register 3 7f h vacancy
mb89890 series 24 n n n n electrical characteristics 1. absolute maximum ratings (av ss = v ss = 0.0 v) *: use av cc and v cc set to the same voltage. take care so that av cc does not exceed v cc , such as when power is turned on. warning: semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. do not exceed these ratings. parameter symbol value unit remarks min max power supply voltage v cc v ss C 0.3 v ss + 7.0 v av cc v ss C 0.3 v ss + 7.0 v set v cc = av cc * avr v ss C 0.3 v ss + 7.0 v avr must not exceed av cc + 0.3 v. input voltage v i v ss C 0.3 v cc + 0.3 v except p40 to p44, p70 to p77, p80 to p87 v ss C 0.3 v ss + 7.0 v p40 to p44, p70 to p77, p80 to p87 output voltage v o v ss C 0.3 v cc + 0.3 v l level maximum output current i ol ? 20 ma peak value l level average output current i olav ? 10 ma specified by the average value of 1 hour. l level total maximum output current ? i ol ? 120 ma peak value l level total average output cur- rent ? i olav ? 40 ma specified by the average value of 1 hour. h level maximum output cur- rent i oh ? C20 ma peak value h level average output current i ohav ? C10 ma specified by the average value of 1 hour. h level total maximum output current ? i oh ? C60 ma peak value h level total average output current ? i ohav ? C20 ma specified by the average value of 1 hour. power consumption p d ? 200 mw operating temperature t a C20 +85 c storage temperature tstg C55 +150 c
mb89890 series 25 2. recommended operating conditions (av ss = v ss = 0.0 v) *: this value varies with the dtmf generator assurance range. warning: the recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. all of the devices electrical characteristics are warranted when the device is operated within these ranges. always use semiconductor devices within their recommended operating condition ranges. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their fujitsu representatives beforehand. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their fujitsu representatives beforehand. parameter symbol value unit remarks min max power supply voltage v cc av cc 2.2* 6.0 v see figure 1. 1.5 6.0 v retains the ram state in the stop mode avr 2.0 av cc v operating temperature t a C20 +85 c 12345678910 1 2 3 4 5 6 operation assurance range figure 1 operation assurance range operating voltage (v) main clock operating frequency (mhz) : highest gear speed : lowest gear speed
mb89890 series 26 3. dc characteristics (av cc = v cc = 5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) (continued) parameter sym- bol pin condition value unit remarks min typ max h level input voltage v ih p00 to p07, p10 to p17 0.7 v cc v cc + 0.3 v v ihs p30 to p37, p60 to p67, p90 to p97, pa0 to pa7, rst , mod0, mod1, x0, x0a 0.8 v cc v cc + 0.3 v l level input voltage v il p00 to p07, p10 to p17 v ss - 0.3 0.3 v cc v v ils p30 to p37, p60 to p67, p90 to p97, pa0 to pa7, rst , mod0, mod1, x0, x0a v ss - 0.3 0.2 v cc v open-drain output pin applied voltage v d p40 to p47, p70 to p77, p80 to p87 v ss - 0.3 v ss + 7.0 v n-ch open- drain p50 to p57 v ss - 0.3 v cc + 0.3 v n-ch open- drain h level output voltage v oh p00 to p07, p10 to p17, p20 to p27, p30 to p37, p60 to p67, p90 to p97, pa0 to pa7 i oh = C2.0 ma 2.4 v l level output voltage v ol1 p00 to p07, p10 to p17, p20 to p27, p30 to p37, p60 to p67, p90 to p97, pa0 to pa7 i ol = 4.0 ma 0.4 v v ol2 rst i ol = 4.0 ma 0.4 v v ol3 p40 to p44, p70 to p77, p80 to p87 i ol = 8.0 ma 0.6 v input leakage current (hi-z output leakage current) i li p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p44, p50 to p57, p60 to p67, p70 to p77, p80 to p87, p90 to p97, pa0 to pa7, mod0, mod1 0.45 v < v i < v cc 5 m a without pull-up resistor pull-up resistance r pull p00 to p07, p10 to p17, p30 to p37, p40 to p44 p60 to p67, p70 to p77, p80 to p87, p90 to p97, pa0 to pa7, rst v i = 0.0 v 25 50 100 k w with pull- up resistor (except rst )
mb89890 series 27 (av cc = v cc = 5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) (continued) parameter sym- bol pin condition value unit remarks min typ max power supply current i cc v cc f ch = 4 mhz v cc = 5.0 v in the main clock operation 6 9ma highest gear speed f ch = 4 mhz v cc = 3.0 v in the main clock operation 1.21.8ma lowest gear speed f ch = 8 mhz v cc = 5.0 v in the main clock operation 1326ma highest gear speed f ch = 8 mhz v cc = 3.0 v in the main clock operation 3 5ma lowest gear speed i ccs1 f ch = 4 mhz v cc = 5.0 v in the main sleep mode 2.5 4ma highest gear speed f ch = 8 mhz v cc = 5.0 v in the main sleep mode 4 8ma highest gear speed i ccs2 f cl = 32.768 khz v cc = 3.0 v in the subclock sleep mode 152.5 m a i cch1 t a = +25 c v cc = 3.0 v in the subclock stop mode 1 m a i cch2 t a = +85 c v cc = 3.0 v in the subclock stop mode 110 m a i csb f cl = 32.768 khz v cc = 3.0 v in the sub- clock operation 5075 m a i cct f cl = 32.768 khz v cc = 3.0 v in the watch mode 15 m a when dtmf operation is stopped
mb89890 series 28 (continued) (av cc = v cc = 5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) parameter sym- bol pin condition value unit remarks min typ max power supply current i ccd v cc f ch = 4 mhz v cc = 5.0 v in the main clock operation 812ma highest gear speed f ch = 4 mhz v cc = 3.0 v in the main clock operation 2.33.4ma lowest gear speed f ch = 8 mhz v cc = 5.0 v in the main clock operation 1731ma highest gear speed f ch = 8 mhz v cc = 3.0 v in the main clock operation 611ma lowest gear speed i a av cc f ch = 8 mhz 1.53.5ma when a/d conversion is operating i ah 1 5 m a when a/d conversion is not operating input capacitance c in other than av cc , av ss , v cc , and v ss 10pf during dtmf operation
mb89890 series 29 4. ac characteristics (1) reset timing (v cc = +5.0 v 10%, v ss = 0.0 v, t a = C20 c to +85 c) note: t xcyl is the oscillation cycle input to the x0. (2) power-on reset (v ss = 0.0 v, t a = C20 c to +85 c) note: make sure that power supply rises within the selected oscillation stabilization time selected. if power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended. parameter symbol condition value unit remarks min max rst l pulse width t zlzh 48 t xcyl ns rst h pulse width t zhzl 24 t xcyl ns parameter symbol condition value unit remarks min max power supply rising time t r 50 ms power-on reset function only power supply cut-off time t off 1 ms due to repeated operations 0.2 v cc 0.2 v cc 0.2 v cc 0.8 v cc rst t zlzh t zhzl 0.2 v 0.2 v 2.0 v 0.2 v t r v cc t off
mb89890 series 30 (3) clock timing (v cc = +5.0 v 10%, v ss = 0.0 v, t a = C20 c to +85 c) parameter symbol pin name condition value unit remarks min typ max clock frequency f ch x0, x1 18mhzmain clock f cl x0a, x1a 32.768 khz subclock clock cycle time t hcyl x0, x1 125 1000 ns main clock t lcyl x0a, x1a 30.5 m s subclock input clock pulse width p wh p wl x0 20 ns external clock p wlh p wll x0a 15.2 m s external clock input clock rising/falling time t cr1 t cf1 x0 24 ns external clock t cr2 t cf2 x0a 200 ns
mb89890 series 31 0.2 v cc x0 c1 c0 c1 f ch f ch x1 t hcyl when a crystal or ceramic resonator is used x0 x1 when an external clock is used open 0.8 v cc p wh p wl t cr1 t cf1 x0 ? x0 and x1 timing and conditions of applied voltage ? main clock conditions x0a x0a x1a when a crystal or ceramic resonator is used x0a x1a when an external clock is used open c0 c1 rd f cl 0.2 v cc t lcyl 0.8 v cc p whl p wll t cr2 t cf2 f cl ? x0a and x1a timing and conditions of applied voltage ? subclock conditions
mb89890 series 32 (4) instruction cycle notes : when operating at the main clock, t inst varies with the execution time (gear) setting, within the following range: min = 4/f ch , max = 64/f ch . when operating at the subclock, t inst = 2/f cl . (5) recommended resonator manufacturers parameter symbol value unit remarks instruction cycle (minimum execution time) t inst 4/f ch , 8/f ch , 16/f ch , 64/f ch m s (4/f ch ) t inst = 0.5 m s when operating at f ch = 8 mhz 2/f cl m s t inst = 61.036 m s when operating at f cl = 32.768 khz x0 x1 *1: fujitsu media devices acoustic resonator c1 *2 c2 *2 far *1 inquiry: fujitsu media devices limited far par t number (built-in capacitor type) frequency (mhz) initial deviation of far frequency (t a = +25 c) temperature characteristics of far frequency (t a = C20 c to +60 c) loading capacitors* 2 far-c4 a-03580- 01 3.58 0.5% 0.5% built-in far-c4 g-10000- 05 10.00 0.5% 0.5% ? sample application of piezoelectric resonator (far series)
mb89890 series 33 x0 x1 c1 c2 ? mask rom products inquiry: murata mfg. co., ltd ? murata electronics north america. inc.: tel 1-404-436-1300 ? murata europe management gmbh: tel 49-911-66870 ? murata electronics singapore (pte.) ltd.: tel 65-758-4233 resonator manufacturer resonator frequency (mhz) c1 (pf) c2 (pf) r murata mfg. co., ltd. csa8.00mtz 8.00 30 30 not required cst8.00mtw built-in built-in not required ? sample application of ceramic resonator
mb89890 series 34 (6) serial i/o timing (v cc = +5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) *: for information on t inst , see (4) instruction cycle. parameter symbol pin name condition value unit remarks min max serial clock cycle time t scyc sck internal shift clock mode 2 t inst * m s sck ? so time t slov sck, so C200 200 ns valid si ? sck - t ivsh si, sck 200 ns sck - ? valid si hold time t shix sck, si 200 ns serial clock h pulse width t shsl sck external shift clock mode 1 t inst * m s serial clock l pulse width t slsh 1 t inst * m s sck ? so time t slov sck, so 0 200 ns valid si ? sck - t ivsh si, sck 200 ns 2 t xcyl sck - ? valid si hold time t shix sck, si 200 ns 2 t xcyl t scyc t slov t shix t ivsh sck 2.4 v 0.8 v 0.8 v 2.4 v 0.8 v 0.8 v cc 0.2 v cc 0.8 v cc 0.2 v cc so si t slsh t slov t shix t ivsh sck 0.8 v cc 0.2 v cc 2.4 v 0.8 v 0.8 v cc 0.2 v cc 0.8 v cc 0.2 v cc so si 0.2 v cc t shsl 0.8 v cc ? internal shift clock mode ? external shift clock mode
mb89890 series 35 (7) peripheral input timing (v cc = +5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) *: for information on t inst, see (4) instruction cycle. parameter symbol pin value unit remarks min max peripheral input h level pulse width t ilih int20 to inta int0 to int3 2 t inst * m s peripheral input l level pulse width t ihil int20 to inta int0 to int3 2 t inst * m s 0.2 v cc 0.8 v cc t ihil int20 to inta int0 to int3 0.2 v cc 0.8 v cc t ilih
mb89890 series 36 (8) electrical characteristics of dtmf generator (av ss = v ss = 0.0 v, t a = C20 c to +85 c) parameter symbol condition value unit remarks min typ max operating voltage range 2.5 5.0 6.0 v output load requirements r o v cc = 2.5 v to 6.0 v 20 k w defined when the dtmf pin is connected to a pull-down re- sistor. dtmf output offset voltage (at signal output) v mof v cc = 5.0 v 0.4 v when the dtmf pin is open. r o = 200 k w dtmf output amplitude (row single tone) v mfor v cc = 5.0 v C16.3 C14.0 C12.5 dbm difference between column and row levels r mf 1.62.02.4db distortion ratio 7 % v cc v ss x0 x1 0.1 m f 8 mhz lowpass filter 16.0 khz audio analizer output level r o ?8 db/oct dtmf ? output level measurement circuit
mb89890 series 37 5. a/d converter electrical characteristics (av cc = v cc = +5.0 v 10%, av ss = v ss = 0.0 v, t a = C20 c to +85 c) *: for information on t inst , see (4) instruction cycle in 4. ac characteristics. 6. a/d converter glossary ? resolution analog changes that are identifiable by the a/d converter when the number of bits is 8, analog voltage can be divided into 2 8 = 256. ? linearity error (unit: lsb) the deviation of the straight line connecting the zero transition point (0000 0000 ? 0000 0001) with the full-scale transition point (1111 1111 ? 1111 1110) from actual conversion characteristics ? differential linearity error (unit: lsb) the deviation of input voltage needed to change the output code by 1 lsb from the theoretical value ? total error (unit: lsb) the difference between theoretical and actual conversion values parameter sym- bol pin name condition value unit remarks min typ max resolution avr = av cc = 5.0 v 8bit total error 1.5 lsb linearity error 1.0 lsb differential linearity error 0.9 lsb zero transition voltage v 0t av ss C 1.5 lsb av ss + 0.5 lsb av ss + 1.5 lsb mv 1 lsb = avr/256 full-scale transition voltage v fst avr C 1.5 lsb avr C 1.5 lsb avr + 1.5 lsb mv interchannel disparity 0.5lsb a/d mode conversion time 44 t inst * m s sense mode conversion time 12 t inst * m s analog port input current i ain an0 to an7 10 m a analog input voltage 0.0 avr v reference voltage avr 0.0 av cc v reference voltage supply current i r avr = av cc = 5.0 v 100 300 m a when starting a/d conversion i rh 1 m a when starting a/d conversion
mb89890 series 38 7. notes on using a/d converter ? input impedance of the analog input pins the a/d converter used for the mb89890 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting a/d conversion. for this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k w ). note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1 m f for the analog input pin. ? error the smaller the | avr C av ss |, the greater the error would become relatively. ? order of turning on a/d converter and analog input make sure to turn on the digital power supply (v cc ) before or at the same time with turning on the a/d converter power supply (av cc , av ss ) and application of an00 to an07. to turn off the power, turn off the a/d converter power supply (av cc , av ss ) and stop the analog input (an00 to an07) before or at the same time with turning off the digital power supply (v cc ). v ot v nt v (n + 1)t v fst digital output (1 lsb n + v ot ) 0000 0000 0000 0000 0001 0010 1111 1111 1110 1111 1 lsb = avr 256 linearity error = differential linearity error = analog input actual conversion value theoretical conversion value total error = v nt ?(1 lsb n + v ot ) 1 lsb v ( n + 1 ) t ?v nt 1 lsb ?1 1 lsb v nt ?(1 lsb n + 1 lsb) linearity error sample hold circuit analog channel selector close for 8 instruction cycles after starting a/d conversion. if the analog input impedance is higher than 10 k w , it is recommended to connect an external capacitor of approx. 0.1 m f. analog input pin comparator c = 33 pf . . r = 6 k w . . analog input equivalent circuit
mb89890 series 39 n n n n example characteristics 012 34 567 8910 v ol (v) v cc = 5.0 v v cc = 6.0 v i ol (ma) 1.0 0.9 1.1 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 v ol vs. i ol v cc = 4.0 v v cc = 2.2 v v cc = 2.5 v v cc = 3.0 v t a = +25 c 0 ?5 ?.0 ?.5 ?.0 ?.5 ?.0 v cc ?v oh (v) v cc = 5.0 v v cc = 6.0 v i oh (ma) 1.0 0.9 1.1 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 v cc ?v oh vs. i ol v cc = 4.0 v v cc = 2.2 v v cc = 2.5 v v cc = 3.0 v t a = +25 c 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 ? v in (v) v cc (v) .00 1.00 2.00 3.00 6.00 7.00 4.00 5.00 v in vs. v cc t a = +25 c 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 ? v in (v) v cc (v) .00 1.00 2.00 3.00 6.00 7.00 4.00 5.00 v in vs. v cc v ihs : v ils : ??level input voltage threshold as hysteresis input ??level input voltage threshold as hysteresis input v ihs v ils t a = +25 c (1) l level output voltage (2) h level output voltage (3) h level input voltage/l level input voltage (cmos input) (4) h level input voltage/l level input voltage (hysteresis input)
mb89890 series 40 (5) power supply current (external clock) 10 9 8 7 6 5 4 3 2 1 0 23456 v cc (v) i cc (ma) characteristics of current consumption in the main clock operation dividing -by-4 dividing -by-8 dividing -by-16 dividing -by-64 i cc vs. v cc t a = +25 c f ch = 8 mhz 12 11 10 9 8 7 6 5 4 3 2 1 0 2 3 4 56 v cc ( v ) dividing -by-4 dividing -by-8 dividing -by-16 dividing -by-64 i ccd (ma) characteristics of current consumption in the dtmf and main clock operation i ccd vs. v cc t a = +25 c f ch = 8 mhz 10 9 8 7 6 5 4 3 2 1 0 2.5 3 3.5 4 4.5 5 5.5 6 v cc (v) dividing -by-4 i ccs (ma) characteristics of current consumption in the main sleep mode i ccs vs. v cc t a = +25 c f ch = 8 mhz 10 9 8 7 6 5 4 3 2 1 0 2.5 3 3.5 4 4.5 5 5.5 6 v cc (v) i ccsb ( m a) characteristics of current consumption in the subclock operation i ccsb vs. v cc t a = +25 c f cl = 32.768 khz 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 2 2.5 3 3.5 4 4.5 5 5.5 6 v cc (v) i cch (a) characteristics of current consumption in the subclock stop i cch vs. v cc t a = +25 c f cl = 32.768 khz 30 25 20 15 10 5 0 2 2.5 3 3.5 4 4.5 5 5.5 6 v cc (v) i cct ( m a) characteristics of current consumption in the watch mode i cct vs. v cc t a = +25 c f cl = 32.768 khz
mb89890 series 41 (6) pull-up resistance 1234567 1000 300 r pull (k w ) v cc (v) 100 50 10 0 t a = +25 c r pull vs. v cc
mb89890 series 42 n n n n mask options n n n n ordering information no. part number mb89898/9 mb89p899 mb89pv890 specifying procedure specify when ordering masking specify with eprom programmer specifying not possible 1 pull-up resistors p00 to p07 p10 to p17 p30 to p37 p40 to p44 p60 to p67 p70 to p77 p80 to p87 p90 to p97 pa0 to pa7 select by single pin p00 to p07 p10 to p17 p30 to p37 p40 to p44 p60 to p67 p70 to p77 p80 to p87 p90 to p97 pa0 to pa7 set in the above com- binations select by 2-pin pair p00 to p07 p10 to p17 p30 to p37 p60 to p67 p90 to p97 pa0 to pa7 select by single pin p40 to p44 p70 to p77 p80 to p87 set in the above combinations fixed to no pull-up resistor 2 power-on reset (por) power-on reset provided no power-on reset selectable selectable fixed to power-on reset optional 3 selection of the oscillation stabili- zation time (osc) the oscillation stabilization time initial value can be set with wtm1 bit and wtm0 bit. selectable wtm1 wtm0 0 0: 2 3 /f ch 0 1: 2 12 /f ch 1 0: 2 16 /f ch 1 1: 2 18 /f ch selectable wtm1 wtm0 0 0: 2 3 /f ch 0 1: 2 12 /f ch 1 0: 2 16 /f ch 1 1: 2 18 /f ch fixed to oscillator stabilization 2 18 / f ch 4 reset pin output (rst) reset output provided no reset output selectable selectable fixed to reset out- put optional 5 selection of clock mode (clk) double clock mode single clock mode selectable selectable fixed to double clock mode part number package remarks mb89898pf mb89899pf mb89p899pf 100-pin plastic qfp (fpt-100p-m06) MB89PV890CF 100-pin ceramic mqfp (mqp-100c-p01)
mb89890 series 43 n n n n package dimensions (continued) c 2001 fujitsu limited f100008s-c-4-4 1 30 31 50 51 80 81 100 20.00?.20(.787?008) 23.90?.40(.941?016) 14.00?.20 (.551?008) 17.90?.40 (.705?016) index 0.65(.026) 0.32?.05 (.013?002) m 0.13(.005) "a" 0.17?.06 (.007?002) 0.10(.004) details of "a" part 0~8 (.035?006) 0.88?.15 (.031?008) 0.80?.20 0.25(.010) 3.00 +0.35 ?.20 +.014 ?008 .118 (mounting height) 0.25?.20 (.010?008) (stand off) dimensions in mm (inches) 100-pin plastic qfp (fpt-100p-m06)
mb89890 series 44 (continued) c 1994 fujitsu limited m100001sc-1-2 15.58?.20 (.613?008) 16.30?.33 (.642?013) 18.70(.736)typ index area 0.30(.012) typ 1.27?.13 (.050?005) 22.30?.33 (.878?013) 24.70(.972) typ 10.16(.400) typ 12.02(.473) typ 14.22(.560) typ 18.12?.20 (.713?008) 1.27?.13 (.050?005) 0.30(.012)typ 7.62(.300)typ 9.48(.373)typ 11.68(.460)typ 0.15?.05 (.006?002) 10.82(.426) max 0.30?.08 (.012?003) .047 ?008 +.016 ?.20 +0.40 1.20 0.30?.08 (.012?003) 0.65?.15 (.0256?0060) 18.85(.742) typ 0.65?.15 (.0256?0060) 12.35(.486)typ .047 ?008 +.016 ?.20 +0.40 1.20 dimensions in mm (inches) 100-pin ceramic mqfp (mqp-100c-p01)
mb89890 series fujitsu limited all rights reserved. the contents of this document are subject to change without notice. customers are advised to consult with fujitsu sales representatives before ordering. the information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. also, fujitsu is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. the products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). please note that fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. any semiconductor devices have an inherent chance of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. if any products described in this document represent goods or technologies subject to certain restrictions on export under the foreign exchange and foreign trade law of japan, the prior authorization by japanese government will be required for export of those products from japan. f 0110 ? fujitsu limited printed in japan


▲Up To Search▲   

 
Price & Availability of MB89PV890CF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X